� M�g����dZddlmZddlmZddlmZGd�d��ZGd�de��ZGd �d ee��Z d S) zVarious base classes.�)� Awaitable)�AbstractAsyncContextManager)�get_running_loopc�F��eZdZd�Zed���Zd�Z�fd�Zd�Z�xZ S)� AsyncBasec�0�||_||_||_dS�N)�_file� _executor� _ref_loop)�self�file�loop�executors �]/home/asafur/pinokio/api/open-webui.git/app/env/lib/python3.11/site-packages/aiofiles/base.py�__init__zAsyncBase.__init__s���� �!��������c�,�|jp t��Sr )r r�r s r�_loopzAsyncBase._loop s���~�3�!1�!3�!3�3rc��|S)zWe are our own iterator.�rs r� __aiter__zAsyncBase.__aiter__s��� rc�t��t�����dzt|j��zS)Nz wrapping )�super�__repr__�reprr )r � __class__s �rrzAsyncBase.__repr__s-����w�w���!�!�L�0�4�� �3C�3C�C�Crc��PK�|����d{V��}|r|St�)zSimulate normal file iteration.N)�readline�StopAsyncIteration)r �lines r� __anext__zAsyncBase.__anext__s8�����]�]�_�_�$�$�$�$�$�$�� � %��K�$� $r) �__name__� __module__� __qualname__r�propertyrrrr#� __classcell__�rs@rrrs����������� �4�4��X�4����D�D�D�D�D�%�%�%�%�%�%�%rrc�T��eZdZ�fd�Zed���Zejd���Z�xZS)�AsyncIndirectBasec�j��||_||_t���d||��dSr )� _indirect�_namerr)r �namerr�indirectrs �rrzAsyncIndirectBase.__init__"s3���!����� � ������t�X�.�.�.�.�.rc�*�|���Sr )r-rs rr zAsyncIndirectBase._file's���~�~���rc��dSr r)r �vs rr zAsyncIndirectBase._file+s�� �r)r$r%r&rr'r �setterr(r)s@rr+r+!sp�������/�/�/�/�/� � � ��X� � �\� � ��\� � � � � rr+c�.�eZdZdZdZd�Zd�Zd�Zd�ZdS)�AiofilesContextManagerz/An adjusted async context manager for aiofiles.��_coro�_objc�"�||_d|_dSr r7)r �coros rrzAiofilesContextManager.__init__5s���� ��� � � rc#�jK�|j�$|j���Ed{V��|_|jSr )r9r8� __await__rs rr=z AiofilesContextManager.__await__9s=���� �9� �#'�:�#7�#7�#9�#9�9�9�9�9�9�9�D�I��y�rc��K�|�d{V��Sr rrs r� __aenter__z!AiofilesContextManager.__aenter__>s�����z�z�z�z�z�z�rc��K�t���d|jjj|||���d{V��d|_dSr )r�run_in_executorr9r �__exit__)r �exc_type�exc_val�exc_tbs r� __aexit__z AiofilesContextManager.__aexit__Asa����� � �0�0� �$�)�/�*�H�g�v� � � � � � � � � ��� � � rN) r$r%r&�__doc__� __slots__rr=r?rFrrrr6r60s[������9�9�!�I������� �������rr6N) rG�collections.abcr� contextlibr�asynciorrr+r6rrr�<module>rLs�����%�%�%�%�%�%�2�2�2�2�2�2�$�$�$�$�$�$�%�%�%�%�%�%�%�%�4  �  �  �  �  � �  �  �  ������Y�(C�����r
Memory